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Abstract—The feasibility of a force-balance interface based on a
second-order delta–sigma () modulator for capacitive sensors
has been analyzed in order to delimit the requirements to assure
system stability for a given set of constraints related to the sensor-
modulator system. A  modulator based on a switched-capac-
itor architecture with floating MOSFET capacitors has been imple-
mented using a 0.7- m CMOS process. Nonlinear effects related to
voltage dependence of the floating MOSFET capacitors have been
avoided using a modulator architecture based on charge integra-
tors. The behavior of the new proposed modulator has been mea-
sured experimentally and compared with an equivalent interface
made with lineal capacitors. Similar results were obtained from
both systems. In both circuits, the modulator resolution was better
than 14 bits at a sample frequency of 250 kHz, and oversampling
ratio of 256.
Index Terms—Accelerometers, delta–sigma () modulators,
force-balance (FB) interfaces, MOSFET capacitors, switched-ca-
pacitor (SC) circuits.
I. INTRODUCTION
HIGH-performance accelerometers are increasingly neededin automobile air-bag systems, navigation, seismometry,
and space applications. Many transduction techniques and sev-
eral devices with tens of micro-g resolution have been reported
[1], [2]. Considerations such as cost, yield, performance, and
power consumption [3] are powerful incentives for integrating
these devices together with analog and mixed-signal circuits,
such as data conversion, on the same chip [4] or in two-chip im-
plementations [5].
Oversampling techniques based on modulation have
been widely applied to implement the interfaces between
analog and digital signals in VLSI systems [6]. This approach
is relatively insensitive to imperfections in circuit components
and offers numerous advantages for the realization of high-res-
olution analog-to-digital converters (ADCs) in comparison with
Nyquist-rate converters. There are a number of architectures
that can be used for the modulator, but probably, the most
robust way of implementing a delta–sigma ( ) converter is
by using switched-capacitor (SC) techniques. A signal-to-noise
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distortion ratio (SNDR) of 94 dB over 250-kHz bandwidth has
been reported for a monolithic modulator implemented
using SC circuits [7].
The objective of this work has been to demonstrate the possi-
bility of implementation of a second-order modulator that
can deliver an adequate dynamic range suitable for its applica-
tion in capacitive sensor interfaces, using low-cost CMOS tech-
nology, and, try to solve two of the main drawbacks that arise
from this task: ensure system stability for closed-loop operation,
and optimize the large additional area used for the various ca-
pacitors in the SC interface.
The paper is organized as follows, after the introduction pre-
sented in Section II, we provide background on the capacitive
accelerometer model and characteristics, and present the most
popular measurement techniques for micro-machined capaci-
tive sensors. Afterwards, in Section III, some aspects related
with the design of a force-balance (FB) interface design are
discussed, with special emphasis on the analysis of system sta-
bility. In Section IV, we present a modulator SC architec-
ture based on floating MOSFET capacitors. Experimental re-
sults are presented in Section V, the proposal has been validated
by comparing the characteristics of the proposed interface with
an equivalent circuit made with lineal capacitors. Finally, con-
clusions are presented in Section VI.
II. CAPACITIVE ACCELEROMETER CHARACTERISTICS
In recent years, there is a wide proliferation of capacitive-type
sensors in accelerometer applications [8]. The reasons are that
capacitive sensors are intrinsically insensitive to temperature,
present high sensitivity and resolution, low power consumption
and low drift.
A. Accelerometer Capacitive Model
Fig. 1(a) shows the plan view of an accelerometer based on
an inertial mass. The inertial mass is used as a reference elec-
trode , which is between the other two ( and ), with
the whole system acting as a differential capacitor. When ac-
celeration is applied to the sensor, the mass is displaced, and
the distance between the electrodes is modified [Fig. 1(b)]. The
capacitance between the terminals and , and termi-
nals and can be expressed as
(1)
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Fig. 1. Accelerometer diagram: (a) in steady state, and (b) under an accelera-
tion in the x-axis direction.
where is the dielectric permittivity (air in this case), is the
sensing gap distance, the electrode area, and is the displace-
ment produced by the acceleration. Measurement of the differ-
ence between the capacitors makes it possible to obtain
the displacement value
(2)
The displacement is linearly related to the acceleration
through the seismic mass ( ) and the accelerometer spring con-
stant ( )
(3)
Hence, we can relate with a difference between capacitances
as
(4)
By detecting the capacitance changes, we can measure the ac-
celeration. This approximation is valid for small displacements
. The dynamic characteristic of the sensor can be mod-
eled by [9]
(5)
where is the accelerometer resonant frequency,
, the accelerometer seismic mass, and the damping
factor. Notice the second-order characteristic of (5).
B. Capacitance Transduction
With recent micromachining technology, this type of sensor
can be fabricated with a reduced size. However, the necessary
detection of small variation of the capacitance is challenging.
Typical sensor capacitance is 100 fF, its variation is only 0.1
fF, and it may have to be detected with a resolution of the order
of 1 aF [5].
There are three basic measurement techniques for differential
capacitive sensors that can be implemented using SC architec-
tures [10]. These are:
• charge amplification (CA);
• charge balance (CB);
• FB.
In CA, a reference voltage is applied to both capaci-
tors ( and ). This voltage introduces an electric charge
whose difference is converted into a voltage, using a reference
capacitor . We obtain a voltage output signal proportional
to and
(6)
The main drawback of this technique is that it introduces
electrostatic forces. Because these forces are proportional to
, while the capacitance is proportional to , the CA
solution is especially adequate for macroscopic sensors, where
the distance between electrodes is relatively high.
The CB method tries to balance the electrostatic forces in both
capacitors. This leads to a linear interface in capacitive sensors
with parallel electrodes, where according to [11]
(7)
If the sensor electrodes are not always parallel (as in rotating
sensors), we will find intrinsically nonlinear behaviors. In this
case the best solution is the FB method, where the proof mass is
attained by enclosing the proof mass in a negative feedback loop.
The feedback loop measures deviations of the proof mass from
its nominal position produced by the acceleration and applies
an electrostatic force to keep the proof mass centered. The
accelerometer output is taken as the force needed to maintain
the position. By maintaining small deflections, nonlinearities
are minimized. Because the output is dependent only on the
feedback force, the device is first-order insensitive to variations
in the mechanical spring constant and .
We will focus on the last method because it offers the poten-
tial of wide dynamic range [1] and is applicable for any sensor
geometry [9], although stability aspects must be taken into ac-
count during the interface design.
III. FUNCTIONAL DESIGN
There are two basic alternatives for introducing a differen-
tial capacitive sensor inside a modulator. The first one is
to adapt the input stage of the modulator, but maintaining
the modulator outside the measurement loop. The second pos-
sibility is to include the modulator inside the loop and take ad-
vantage of intrinsic benefits of feedback [12]. The possible dis-
advantages of this second solution are the difficulty of imple-
menting differential-mode architectures [13] and assure system
stability.
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Fig. 2. Transfer function of the sensor-interface system.
A. Modulator Architecture
Choosing the implementation technique and modulator archi-
tecture are the first steps of the modulator design process. In
this design, the SC technique has been used in the implementa-
tion of the proposed modulator. A second-order modulator
has been preferred, in order to maximize the ratio between pro-
cessing efficiency and design effort.
B. Stability Analysis
The accelerometer acts as a second-order filter. The second-
order characteristic of (5) with the second-order modulator gives
a fourth-order system that can be driven in an unstable condition
in a variety of situations (i.e., start up, power-supply bouncing,
unbound input signals). In order to design the modulator for
a proper functioning, the stable region of operation must be
known [14]. The system transfer function can be obtained from
inspection of the block diagram presented in Fig. 2
(8)
where , , and are the position dependency
on the acceleration and the output, is the accelerometer
-plane transfer function, and is the modulator one.
can be obtained from the (5) applying the unity pulse
invariance method [15]. The transfer function of a second-order
modulator can be written as [7]
(9)
where is the integrator gain, which in SC architectures de-
pends on the capacitors matching. Its ideal value is . is
the fraction of the output voltage that is integrated with the input
value. The ideal value is 1, but this is usually lower due to the
finite gain of operational amplifiers used to build the integrators
(10)
The values of , , , and can be computed from the
accelerometer parameters as [16]
(11)
where is the accelerometer viscous term and a voltage
source that generates the electrostatic force. The resulting values
for our specific accelerometer are fF, ,
rad/s and [11]. The next step is the de-
termination of the -plane transfer function of the accelerometer
applying the unity pulse invariance method to (5)
(12)
where is the sampling frequency and and , respectively,
are
(13)
when and are substituted into (8), the result is an
expression related to a fourth-order system. Assuming that the
acceleration bandwidth is lower than and our accelerometer
has a damping factor close to 1, we obtain
(14)
where is a feedback factor defined as
(15)
A dependence between and the maximum allowed feed-
back factor can be extracted from (14). To do this, we have sub-
stituted by , and searched the solutions that have all the
poles of the transfer function inside the unity circle. This hap-
pens when the feedback factor is lower than a given threshold
value labeled as (Fig. 3).
The modulator sampling frequency divided by the oversam-
pling ratio must be greater than the sensor bandwidth. Because
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Fig. 3. Feedback factor (R) versus oversampling ! =f .
and sensor bandwidth are related, is possible to calcu-
late the minimum sampling frequency for a given oversampling
ratio.
C. Modulator Parameters
Readout resolution depends on the noise performance of the
interface chip, which is mainly determined by front-end charge
integrator noise, input amplifier noise, and switching
noise. The dominant thermal noise sources are usually the sam-
pling capacitors of the first stage; thus, the reference capacitor
must satisfy
(16)
where is the Boltzman constant, is temperature, and
the desired voltage resolution. For a modulator resolution of 16
bits working with a reference voltage of V is
given by
(17)
Then pF. A feedback factor of 0.23 has been
calculated using (15) for a reference capacitor of 1.6 pF. This
value is smaller than 1, so it does not affect system stability,
as is shown in Fig. 3. and the use of a compensator circuit as
described in [17] is not necessary.
The modulator Nyquist frequency is another key parameter.
Taking into account the sensor bandwidth, we define it as 2 kHz.
This supposes that for a resolution of 16 bits, the sampling fre-
quency must be greater than 1 MHz [7], then ,
which features a . Fig. 4 shows the effect of R on
the system resolution. Note that the feedback factor related with
our accelerometer is very small compared with , therefore
the system resolution is similar to the one that we have with a
second-order modulator.
IV. CIRCUIT DESIGN
The circuit that has been developed is based on a two-phase
implementation. This makes possible to measure the difference
between the two capacitances of the sensor. The analog part of
the modulator is shown in Fig. 5. We also have a digital-to-force
Fig. 4. System resolution versus feedback factor (R).
Fig. 5. FB interface schematics. Two phases S1 and S2 with different time
amplitude have been generated.
Fig. 6. SC integrator schematics.
modulator based on the different duration of the phases S1 and
S2. The output signal is used to establish this phase duration.
When is high, the first phase (S1) is three times longer than
the second one (S2), while when is low, S2 is three times S1.
This difference between phase lengths produces an electrostatic
force that balances the input force, resulting in the FB imple-
mentation. Both synchronizing signals have been generated by
an on-chip digital state machine.
The signals and depend on the output values S1 and
S2. They are used to obtain a positive or negative reference
charge, depending on .
In this context, some features of the blocks are very impor-
tant and must be optimized. Particular attention was devoted to
the design of the operational amplifier, which is the most de-
manding cell of the architecture. Another key point that requires
particular attention is how capacitors are integrated. These de-
vices can occupy a considerable area, and therefore selection of
an area-efficient capacitor becomes highly desirable.
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Fig. 7.  modulator based on floating-gate capacitors. The charge integrator is shown inside the dashed box.
A. Gate Capacitors
If area has a considerable importance in the total circuit cost
function, the native MOSFET capacitors (or gate capacitors),
widely available in any digital process, seem to be a promising
alternative to avoid the use of more expensive processes. They
present higher values than double poly capacitors and good
matching properties. Relative mismatching as low as 0.02%
has been reported [18]. For this option, it is necessary to assure
that it is possible to compensate for or correct their strong
voltage dependence in order to minimize their affect on the
performance of the modulator [19].
Instead of choosing a single MOSFET gate as a basic capac-
itive structure, we have used a couple of floating gate capaci-
tors connected in antiparallel. In this structure the capacitance of
both gates is enhanced in such a way that dependence on voltage
is reduced.
B. Switch Capacitor Circuits Using Gate Capacitors
The use of MOS capacitors inside a SC circuit has been pre-
viously considered as an alternative to metal or double poly ca-
pacitors, and high-performance implementations based on
MOS capacitors have been reported [20]. Most of these reported
solutions are based on fixing the operation point of MOS capac-
itors in their accumulation region, where the capacitor presents
its maximum capacitance and minimum voltage dependence. A
different approach is proposed in this work. The behavior of the
MOS capacitor can be expressed as
(18)
where is the capacitors area, is a scale factor related to
technological parameters and is independent of the voltage be-
tween the capacitor terminals ( ), and is a nonlinear
function that collects all voltage dependences. In linear capaci-
tors is the capacitance per unit area and . There-
fore, the charge-voltage relation is given by
(19)
where is the charge stored in the capacitor.
Using the charge conservation law, we obtain the integrator
discrete-time equations for the SC integrator (Fig. 6)
(20)
Although the charge integration process is linear, the inte-
grator output, , is accumulating the nonlinearities of the
input capacitor , introducing harmonic distortion.
A different result will be obtained from the analysis of the
charge integrator presented in the schematics of Fig. 7. In this
case, we consider that the input and the output signals are
charges instead of voltages. The charge integrator is described
by the following discrete-time difference equations:
(21)
These equations can be rewritten as
(22)
The expression (22) can be simplified, obtaining a set of dif-
ference equations that only depend on area ratios between ca-
pacitors
(23)
The resulting charge integration process is linear assuming
that we use gate capacitors that have the same voltage depen-
dence and (as occurs with the MOS gates inside a VLSI die).
In our particular application, the accelerometer gives a charge
input ; thus we can take advantage of linear properties of
charge integrators, and there is no need of linear capacitors if
we are able to work with signals related to charges.
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Fig. 8. Measured spectrum (f = 200 Hz, f = 250 kHz). The x-axis has
been normalized to the sampling frequency. Noise floor is located at 85 dB.
C. OTA Implementation
The integrators in the modulator have been implemented
using gate capacitors and operational transconductance ampli-
fiers with folded-cascode topology [21].
Practical implementations of SC circuits require high gain in
order to insure sufficient linearity and parasitic insensitivity in
the integrator response. An amplifier gain of 60 dB has proven to
be adequate in high-resolution applications [7]. The specifica-
tions for the OTA were slew rate of 25 V s and gain bandwidth
of 10 MHz.
V. TEST
The proposed modulator has been integrated in a standard
single-poly, double metal 0.7- m CMOS technology using
device-level layout automation tools [22]. We have placed two
identical interfaces in the same chip, a MOSFET-only version
using floating MOSFET capacitors and a second one using
metal capacitors. The active die area (excluding pads) is about
1.7 mm . The digital circuits are physically separated from
the analog section and are powered from a separate supply.
Dummy capacitors, placed along the outside edge of the capac-
itor array, guarantee that the fringing fields at the periphery of
the array are identical to those in the interior. Measurements
were performed to determine the behavior of both modulators
versus sampling frequency.
Fig. 8 shows the output spectrum of a 65536 samples bit
stream. The result plotted in Fig. 9 show the absence of no-
ticeable harmonic distortion in the floating MOSFET interface
above the noise floor level.
The SNDR has also been obtained as
(24)
where , , and are the energy of the
output signal, the noise floor, and the harmonic distortion. The
results, corresponding to a bias voltage of 2.5 V, are shown
in Fig. 9. An SNDR of 14 bits has been measured for both
modulators, this performance loss (we expected a resolution
of 16 bits) can be due to two main reasons: a reduced output
swing of the operational transconductance amplifiers (OTAs),
and to analog nonidealities related with switches. The same test
Fig. 9. SNDR with a sampling frequency of 250 kHz and an oversampling ratio
of 32. The differences observed between the two modulators can be related with
the different ratio between the metal input capacitor and the MOS reference
capacitor (3 dB).
TABLE I
RESOLUTION OF BOTH MODULATORS
Fig. 10. Response of the interface (i) without accelerometer (dashed line) (ii)
with accelerometer (continuous line).
has been repeated biasing the system at 1.65 V. The results
for both tests are summarized in Table I.
Finally, we have connected an accelerometer to our interface
and applied a unit step force equivalent to the electrostatic force
generated by . This stimulus produces the output shown in
Fig. 10.
To draw this plot, we have recorded the output of the mod-
ulator to calculate the mean value every 16 samples. We can
see the behavior of the system when no acceleration is applied
(dashed curve) and when an acceleration step is applied (con-
tinuous curve). In the first case the modulator goes to the steady
point in 100 s. This time, is necessary to discharge the refer-
ence capacitor. In the second case, the curve is delayed due to
the accelerometer response. Taking into account that the system
goes to a steady position when the perturbation is applied, we
can conclude that the system is strictly stable [23] and confirm
the results of the proposed stability analysis.
VI. CONCLUSION
The feasibility of a FB interface based on a second-order
modulator for capacitive sensors has been analyzed in order to
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delimit the requirements that the modulator has to fulfill to as-
sure system stability for a given set of constraints, or, on the
other hand, to determine the range of sensors that can be used
with a given modulator.
The proposed solution has been implemented using a modu-
lator architecture based on charge integrators. It has been shown
that charge integrators can be designed using gate capacitors.
The proposal has been validated comparing the results from
two interfaces one with linear capacitors and one with MOS
capacitors successfully developed in a standard 0.7- m single-
poly CMOS technology.
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